



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

Inter application of

AMITABH JAIN ET AL.

Serial No. 10/816,776 (TI-34913AA)

Filed April 2, 2004

For: ULTRA SHALLOW JUNCTION FORMATION

Art Unit 2813

Examiner David S. Blum

Customer No. 23494

Mail Stop Appeal Brief-Patents
Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

CERTIFICATE OF MAILING OR TRANSMISSION UNDER 37 CFR 1.8

I hereby certify that the attached document is being deposited with the United States Postal Service with sufficient postage for First Class Mail in an envelope addressed to Director of the United States Patent and Trademark Office, P.O. Box 1450,, Alexandria, VA 22313-1450 or is being facsimile transmitted on the date indicated below:

8-14-07

Jay M. Cantor, Reg. No. 19,906

SUPPLEMENT TO BRIEF ON APPEAL

In response to the Office action dated August 10, 2007, the following is added to replace the SUMMARY OF CLAIMED SUBJECT MATTER originally filed and as a supplement to the Brief on Appeal filed 13 April 2006:

SUMMARY OF CLAIMED SUBJECT MATTER

The invention relates to a method for forming ultra shallow junctions in a semiconductor substrate. In order to form ultra shallow junctions, it is essential to retain implanted dopant close to the surface of the device with high active dopant concentrations after the annealing procedure. Prior art annealing procedures have resulted in greater dopant migration away from the device surface than is provided by the present invention, thereby

resulting in increased short channel effects as compared with the procedure of the present invention.

In accordance with the method of the present invention as set forth in claim 1, a dopant species is implanted into the semiconductor substrate with the implanted region being annealed with an ultra high temperature from 1050° to 1350° for from about 0.5 to about 3 milliseconds (page 4, lines 3 to 9 and page 8, lines 9 to 12).

In accordance with the invention as set forth in claim 5, a patterned photoresist layer is formed on the semiconductor (Fig 2a, page 6, lines 8-9) and a dopant species is implanted therein (page 6, lines 17 to page 7, line 2). The photoresist layer is removed and the implanted semiconductor is annealed (page 7, line 16 to 19) with a solid phase epitaxy anneal (page 7, lines 19-20) and annealed with a ultra high temperature anneal at temperatures from 1100°C to 1350°C for from about 0.5 to about 3 milliseconds (page 8, lines 9 to 12 and claim 5 as filed)

In accordance with the invention as set forth in claim 9, as shown in Fig. 3, a gate dielectric layer is formed on the semiconductor (page 9, lines 2-3) and a dopant species is implanted adjacent the gate electrode (page 9, lines 10 to 13). The implanted semiconductor is annealed with a solid state epitaxy anneal at a temperature between 550°C and 950°C (page 9, line 22 to page 10, line 2) and annealed with a ultra high temperature anneal from 1100°C to 1350°C for from about 0.5 to about 3 milliseconds (page 10, lines 4 to 7).

In accordance with the invention as set forth in claim 13, as shown in Fig. 3, the is provide a method of forming a gate dielectric layer on the semiconductor (page 9, lines 2-3) and implanting a dopant species adjacent the gate electrode (page 9, lines 10 to 13). Sidewall structures are formed adjacent to the gate electrode (page 10, lines 8 to 10). The

implanted semiconductor is annealed with a solid state epitaxy anneal at a temperature between 550°C and 950°C (page 9, line 22 to page 10, line 2) and annealed with a ultra high temperature anneal from 1100°C to 1350°C for from about 0.5 to about 3 milliseconds (page 10, lines 4 to 7).

Respectfully submitted,

A handwritten signature in black ink, appearing to read 'Jay M. Cantor', with a stylized flourish at the end.

Jay M. Cantor
Reg. No. 19906
(301) 424-0355
(972) 917-5293